State-Transition-Aware Spilling Heuristic for MLC STT-RAM-Based Registers (VLSI Design, 2017)