Search Results - field (programmable OR programme) rate array

  • Showing 1 - 11 results of 11
Refine Results
  1. An FPGA-based adaptive forward error correction protocol for cubeSats by Mkhaliphi, Sandile

    Published 2017
    Get full text
    Thesis
  2. Total ionizing dose mitigation by means of reconfigurable FPGA computing by Smith, Farouk

    Published 2008
    Get full text
    Thesis
  3. The design and implementation of a video compression development board by Alalait, Suliman

    Published 2011
    Get full text
    Thesis
  4. FPGA implementation of a network coding capable switch by De Villiers, Daniel Bernard Beaumont

    Published 2020
    Get full text
    Thesis
  5. High frame rate marker detection for single camera-based localisation by Pretorius, Schalk

    Published 2022
    Get full text
    Thesis
  6. An electronically focused multiple beam side scan sonar by Fox, Peter

    Published 2017
    “…This thesis describes a microprocessor controlled dynamically focused side scan sonar where high resolution and high image acquisition rates are achieved. Dynamic focusing prevents the depth of field limitations of fixed focus arrays by updating the array phases at regular intervals so as to create a focal point which recedes from the array in synchronism with the returning echoes from the transmitted pulse. …”
    Get full text
    Thesis
  7. Evaluating FFT Implementations Developed for use on FPGA Hardware by Brown, Morag

    Published 2024
    “…Field Programmable Gate Arrays (FPGAs) are a type of hardware commonly used to perform the various computations required to process incoming radio signals, including the FFT. …”
    Get full text
    Thesis
  8. Development of a multilevel converter topology for transformer-less connection of renewable energy systems by Ajayi-Obe, Akinola Ayodeji

    Published 2023
    “…The proposed converter topology, known as the "tapped inductor quasi-Z-source nested neutral-point-clamped (NNPC) converter," has been analyzed, and designed, and a prototype of the topology developed for experimental verification. A field-programmable gate array (FPGA)-based modulation technique and voltage balancing control technique for maintaining the clamping capacitor voltages was developed. …”
    Get full text
    Thesis
  9. A hardware implementation of a Viterbi decoder for a (3,2/3) TCM code by Horwitz, Michael Richard

    Published 2016
    “…It was the specific intention of the thesis to design a system that could be implemented on standard Field Programmable Gate Arrays (FPGA) yet still be able to cope with high bit rates. …”
    Get full text
    Thesis
  10. The design of a high speed topology for a QPSK demodulator with emphasis on the synchronization algorithms needed for demodulation by Booysen, Samuel

    Published 2010
    Get full text
    Thesis
  11. SdrLift: A Domain-Specific Intermediate Hardware Synthesis Framework for Prototyping Software-Defined Radios by Tsoeunyane, Lekhobola Joachim

    Published 2021
    “…Modern design of Software-Defined Radio (SDR) applications is based on Field Programmable Gate Arrays (FPGA) due to their ability to be configured into solution architectures that are well suited to domain-specific problems while achieving the best trade-off between performance, power, area, and flexibility. …”
    Get full text
    Thesis