Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
The development of a node for a hardware reconfigurable parallel processor
This dissertation concerns the design and implementation of a node for a hardware reconfigurable parallel processor. The hardware that was developed allows for the further development of a parallel processor with configurable hardware acceleration. Each node in the system has a standard microprocess...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | English |
| Published: |
Department of Electrical Engineering
2016
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
Similar Items: The development of a node for a hardware reconfigurable parallel processor
- Development of a parallel SAR processor on a Beowulf cluster
- RHINO: reconfigurable hardware interface for computation and radio
- A reconfigurable array processor
- The suitability of network processors for multi-fied packet classification
- A reconfigurable accelerator card for high performance computing
- Design of a TMS320 C25 signal processor for use in a monopulse radar