Full Text Available
Note: Clicking the button above will open the full text document at the original institutional repository in a new window.
A Cache System Design for CMPs with Built-In Coherence Verification
Saved in:
| Published in: | VLSI Design |
|---|---|
| Format: | Online Article RSS Article |
| Published: |
2016
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
| _version_ | 1867301669748867072 |
|---|---|
| collection | WordPress RSS FRELIP Feed Integration |
| container_title | VLSI Design |
| description | |
| discipline_display | Computer Science |
| discipline_facet | Computer Science |
| format | Online Article RSS Article |
| genre | Journal Article |
| id | rss_article:78822 |
| institution | FRELIP |
| journal_source_facet | VLSI Design |
| publishDate | 2016 |
| publishDateSort | 2016 |
| record_format | rss_article |
| spellingShingle | A Cache System Design for CMPs with Built-In Coherence Verification Computer Science General Computer Science |
| sub_discipline_display | General |
| sub_discipline_facet | General |
| subject_display | Computer Science General Computer Science Computer Science General Computer Science |
| subject_facet | Computer Science General Computer Science |
| title | A Cache System Design for CMPs with Built-In Coherence Verification |
| title_auth | A Cache System Design for CMPs with Built-In Coherence Verification |
| title_full | A Cache System Design for CMPs with Built-In Coherence Verification |
| title_fullStr | A Cache System Design for CMPs with Built-In Coherence Verification |
| title_full_unstemmed | A Cache System Design for CMPs with Built-In Coherence Verification |
| title_short | A Cache System Design for CMPs with Built-In Coherence Verification |
| title_sort | a cache system design for cmps with built-in coherence verification |
| topic | Computer Science General Computer Science |
| url | https://www.hindawi.com/journals/vlsi/2016/8093614/ |